

Combinational Circuits

Carmi Merimovich

The Academic College of Tel-Aviv

January 29, 2025

The Theme of this Chapter

Boolean functions (Platonic world)



Combinational circuits (Real hardware)

2 / 53

Combinational
Circuits

© C.M.

Theme

Transistors

Gates

n-ary Gates

Circuits

Seven segment

mod 3

Half adder

2-Bits Adder

Full adder

Binary adder

Realizing the Boolean Operators

3 / 53

Combinational
Circuits

© C.M.

Theme

Transistors

Gates

n-ary Gates

Circuits

Seven segment

mod 3

Half adder

2-Bits Adder

Full adder

Binary adder

Switches

- A switch is a component having three tips
- ▶ One control pin
- ▶ Two data pins
- A switch can be in one of two states
 - ▶ Unpressed : The control is at logic 0
 - ▶ Pressed : The control is at logic 1
- The data pins can be in one of two states
 - ▶ Connected
 - ▶ Disconnected
- Naming and drawing convention:
 - ▶ N-switch : Connected \iff Pressed
 - ▶ P-switch : Connected \iff Unpressed

4 / 53

Combinational
Circuits

© C.M.

Theme

Transistors

Gates

n-ary Gates

Circuits

Seven segment

mod 3

Half adder

2-Bits Adder

Full adder

Binary adder

Switch Drawings

| Type | N | P |
|--------------------|---|---|
| Unpressed switch | | |
| Pressed switch | | |
| Bipolar transistor | | |
| FET transistor | | |

Used in drawings

Switches \equiv Transistors

Fame

The following implementation of logic gates is an abstraction of the CMOS technology. The CMOS technology was invented at [Fairchild Semiconductor](#) by [Frank Wanlass](#) and [Chih-Tang Sah](#).

CMOS

Complementary Metal-Oxide-Semiconductor

Logic Gates

Realizing the Operators \cdot , $+$ and $\bar{}$

Later on we will see that there are more gates


Not Gate $x = 0$ $x = 1$

'Electronic' circuit

Gate symbol

Time


And Gate $x = 0, x = 1, y = 0, y = 1$



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


Or Gate $x = 0, x = 1, y = 0, y = 1$



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Xor gate (good place as any) $x = 0, x = 1, y = 0, y = 1$



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Commutativity and Associativity

- \cdot , $+$ and \oplus are commutative: Gate inputs are symmetric
- \cdot , $+$ and \oplus are associative: Gatewise we get, e.g.,
- Or we can use gate with three inputs, e.g.,
- There is a performance **hit** for each additional input pin
- Usually, two successive gate are slower

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Multi Inputs Gates

| | | |
|----------|--|-------------------------------|
| And gate | | $x_0 \cdot \dots \cdot x_n$ |
| Or gate | | $x_0 + \dots + x_n$ |
| Xor gate | | $x_0 \oplus \dots \oplus x_n$ |


- Most technologies allow at most 5 input pins

Combinational
Circuits
© C.M.


Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

3-Inputs Gates waveforms

$t = x \cdot y \cdot z$



$t = x + y + z$




Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

‘Electronics’ observation regarding gates

The realization of both \Downarrow and \Downarrow have \Downarrow at their end



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Nand (\uparrow) and Nor (\downarrow) Properties

| Nand | Nor |
|-------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\bar{x} = \overline{x \cdot x} = x \uparrow x$ | $\bar{x} = \overline{x + x} = x \downarrow x$ |
| $x \cdot y = \overline{\overline{x \cdot y}} =$ $= x \uparrow y =$ $= (x \uparrow y) \uparrow (x \uparrow y)$ | $x \cdot y = \overline{\overline{x \cdot y}} =$ $= \overline{\overline{x} + \overline{y}} =$ $= (x \downarrow x) \downarrow (y \downarrow y)$ |
| $x + y = \overline{\overline{x + y}} =$ $= \overline{\overline{x} \cdot \overline{y}} =$ $= (x \uparrow x) \uparrow (y \uparrow y)$ | $x + y = \overline{\overline{x + y}} =$ $= \overline{\overline{x} \downarrow \overline{y}} =$ $= (x \downarrow y) \downarrow (x \downarrow y)$ |

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Complete System

Definition


A set of functions and constants is a complete system if every boolean function can be defined with them

Corollary

Both $\{\uparrow\}$ and $\{\downarrow\}$ are complete systems.


- Combinational Circuits
- © C.M.
- Theme
- Transistors
- Gates
- n-ary Gates
- Circuits
- Seven segment
- mod 3
- Half adder
- 2-Bits Adder
- Full adder
- Binary adder

Nand Gate



- Combinational Circuits
- © C.M.
- Theme
- Transistors
- Gates
- n-ary Gates
- Circuits
- Seven segment
- mod 3
- Half adder
- 2-Bits Adder
- Full adder
- Binary adder

Nor Gate



- Combinational Circuits
- © C.M.
- Theme
- Transistors
- Gates
- n-ary Gates
- Circuits
- Seven segment
- mod 3
- Half adder
- 2-Bits Adder
- Full adder
- Binary adder

Realizing the operators with Nand and Nor



| Gate | Nand | Nor |
|------|------|-----|
| | | |
| | | |
| | | |

Realization of XOR should be here

- Combinational Circuits
- © C.M.
- Theme
- Transistors
- Gates
- n-ary Gates
- Circuits
- Seven segment
- mod 3
- Half adder
- 2-Bits Adder
- Full adder
- Binary adder

Two final gates

- The buffer gate (important in real circuits):
- The nxor gate:



Multi Inputs Variants

Associative complement

| | |
|-----------|--|
| Nand gate | |
| Nor gate | |
| Nxor gate | |

(Carmi) Lecture 6 reached here

Combinational Circuits
(Realization of boolean functions)

Recall that the boolean operators are boolean functions

Functions to be Realized

- Seven Segment
- mod 3
- Half adder
- 2-bit binary adder
- Full adder
- Binary adder

The boolean functions are from the previous chapter

Combinational Circuits

© C.M.

Therne
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Realizing the Seven-Segment

The formulae are from the previous lecture


1. Block diagram
2. Logic circuit

Combinational Circuits

© C.M.

Therne
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Seven-Segment (block diagram)



Combinational Circuits

© C.M.

Therne
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Seven-Segment (formulae)


| SOP | POS |
|-----------------------------------------------------------|-------------------------------------------------------------------|
| $a = m_0 + m_2 + m_3 + m_5 + m_7 + m_8 + m_9$ | $a = \bar{m}_1 \bar{m}_4 \bar{m}_6$ |
| $b = m_0 + m_1 + m_2 + m_3 + m_4 + m_7 + m_8 + m_9$ | $b = \bar{m}_5 \bar{m}_6$ |
| $c = m_0 + m_1 + m_3 + m_4 + m_5 + m_6 + m_7 + m_8 + m_9$ | $c = \bar{m}_2$ |
| $d = m_0 + m_2 + m_3 + m_5 + m_6 + m_8$ | $d = \bar{m}_1 \bar{m}_4 \bar{m}_7$ |
| $e = m_0 + m_2 + m_6 + m_8$ | $e = \bar{m}_1 \bar{m}_3 \bar{m}_4 \bar{m}_5 \bar{m}_7 \bar{m}_9$ |
| $f = m_0 + m_4 + m_5 + m_6 + m_8 + m_9$ | $f = \bar{m}_1 \bar{m}_2 \bar{m}_3 \bar{m}_7$ |
| $g = m_2 + m_3 + m_4 + m_5 + m_6 + m_8 + m_9$ | $g = \bar{m}_0 \bar{m}_1 \bar{m}_7$ |

Combinational Circuits

© C.M.

Therne
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


Seven Segment (SOP)



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Seven Segment (POS)



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Realizing mod 3


The formulæ are from the previous lecture

- 1. Block diagram
- 2. Logic circuit

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

mod 3 Block Diagram



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


mod 3 Functions

$$f_1 = \bar{n}_3 \bar{n}_2 n_1 \bar{n}_0 + \bar{n}_3 n_2 \bar{n}_1 n_0 + n_3 \bar{n}_2 \bar{n}_1 \bar{n}_0 + n_3 \bar{n}_2 n_1 n_0 + n_3 n_2 n_1 \bar{n}_0$$
$$f_0 = \bar{n}_3 \bar{n}_2 \bar{n}_1 n_0 + \bar{n}_3 n_2 \bar{n}_1 \bar{n}_0 + \bar{n}_3 n_2 n_1 n_0 + n_3 \bar{n}_2 n_1 \bar{n}_0 + n_3 n_2 \bar{n}_1 n_0$$

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


mod 3 f_1 -Circuit



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

mod 3 f_0 -Circuit



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Realizing the Half Adder

The formule are from the Boolean Algebra lecture

- 1. Block diagram
- 2. Logic circuit

Combinational
Circuits
© C.M.


Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Half Adder (block diagram)


Half Adder (previous lecture)

$f_1 = x \cdot y$
 $f_0 = x \oplus y$

Two bits in, two bits out



Half Adder (circuit)




Realizing 2-Bits Adder
(The formulae are from the Boolean Algebra chapter)

2-Bits Binary Adder (Function)

$f_2 = \bar{x}_1x_0y_1\bar{y}_0 + x_1\bar{x}_0y_1\bar{y}_0 + x_1\bar{x}_0y_1y_0 + x_1x_0\bar{y}_1\bar{y}_0 +$
 $x_1x_0y_1\bar{y}_0 + x_1x_0y_1y_0$
 $f_1 = \bar{x}_1\bar{x}_0y_1\bar{y}_0 + \bar{x}_1\bar{x}_0y_1y_0 + \bar{x}_1x_0\bar{y}_1\bar{y}_0 + \bar{x}_1x_0y_1\bar{y}_0 +$
 $x_1\bar{x}_0\bar{y}_1\bar{y}_0 + x_1\bar{x}_0\bar{y}_1y_0 + x_1x_0\bar{y}_1\bar{y}_0 + x_1x_0y_1\bar{y}_0$
 $f_0 = \bar{x}_1\bar{x}_0y_1\bar{y}_0 + \bar{x}_1\bar{x}_0y_1y_0 + \bar{x}_1x_0\bar{y}_1\bar{y}_0 + \bar{x}_1x_0y_1\bar{y}_0 +$
 $x_1\bar{x}_0\bar{y}_1\bar{y}_0 + x_1\bar{x}_0\bar{y}_1y_0 + x_1x_0\bar{y}_1\bar{y}_0 + x_1x_0y_1\bar{y}_0$


2-Bits Adder f_2 -Circuit



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


2-Bits Adder f_1 -Circuit



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

2-Bits Adder f_0 -Circuit



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Realizing the Full Adder


Formuale are from the booleen algebras lecture

- 1. Block diagram
- 2. Logic circuit

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Full Adder (block diagram)




$f_0(x, y, z) = x \oplus y \oplus z$
 $f_1(x, y, z) = \bar{x}yz + x\bar{y}z + xy\bar{z} + xyz =$
 $= (x + y + z)(x + y + \bar{z})(x + \bar{y} + z)(\bar{x} + y + z) =$
 $= yz + xz + xy$

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Full adder (f_1 SOP)




$f_0(x, y, z) = x \oplus y \oplus z$
 $f_1(x, y, z) = \bar{x}yz + x\bar{y}z + xy\bar{z} + xyz$

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Full adder (f_1 POS circuits)




$f_0(x, y, z) = x \oplus y \oplus z$
 $f_1(x, y, z) = (x + y + z)(x + y + \bar{z})(x + \bar{y} + z)(\bar{x} + y + z)$

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Full adder (simplified circuit)




$f_0(x, y, z) = x \oplus y \oplus z$
 $f_1(x, y, z) = yz + xz + xy$

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


Full adder (nands)



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Full adder (nors)



$$f_0(x, y, z) = x \oplus y \oplus z$$
$$f_1(x, y, z) = (x + y + z)(x + y + \bar{z})(x + \bar{y} + z)(\bar{x} + y + z)$$

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Realizing the Binary Adder


The formulæ are from the previous lecture

- 1. Block diagram
- 2. Logic circuit

Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder


Binary adder (block diagram)



Combinational
Circuits
© C.M.

Theme
Transistors
Gates
n-ary Gates
Circuits
Seven segment
mod 3
Half adder
2-Bits Adder
Full adder
Binary adder

Binary Adder (circuit)



Combinational
Circuits

© C.M.

Theme

Transistors

Gates

n-ary Gates

Circuits

Seven segment

mod 3

Half adder

2-Bits Adder

Full adder

Binary adder