

Standard Componentets

Carmi Merimovich

The Academic College of Tel-Aviv

January 29, 2025

Detailed veriloging

1. Decoder
2. Encoder
3. Priority Encoder
4. Multiplexer
5. Demultiplexer

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux


Multi-mux

Demux

De-multimux

Realizing the Decoder

1. Block diagram
2. Logic circuit
3. Module
4. Testbench



For each $i < 2^n$ the following holds:

$$m[i] = \begin{cases} 0 & i \neq s, \\ 1 & i = s, \end{cases}$$

where $s = \sum_{j=0}^{n-1} s[j] \times 2^j$.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux


Multi-mux

Demux

De-multimux

Decoder 1×2 (circuit)

Decoder 1×2



© C.M.

De-multimux

Decoder 3×8 (Truth table)

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

s_2	s_1	s_0	m_0	m_1	m_2	m_3	m_4	m_5	m_6	m_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Decoder 3×8 (circuit)

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



(Carmi) Lecture 10 reached here

Decoder $n \times 2^n$

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

- The input variables are: $s_0, \dots, s_{n-1}$.
- The output functions are $m_0, \dots, m_{2^n-1}$.
- For each $i < 2^n$,

$$m_i = s_{n-1}^* \cdots s_0^*,$$

where $i = (b_{n-1} \cdots b_0)_2$ and for each $j < n$,

$$s_j^* = \begin{cases} \bar{s}_j & \text{if } b_j = 0, \\ s_j & \text{if } b_j = 1. \end{cases}$$

Decoder $n \times 2^n$ (circuit)

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



Listing 1: decoder.v

```
'timescale 1ns/1ns

module decoder #(parameter SEL=1) (
    output [2**SEL-1:0] m,
    input [SEL-1:0] sel
);

    wire [SEL-1:0] seln;

    for (genvar b = 0; b < SEL; b++)
        notGate n(seln[b], sel[b]);

    for (genvar i = 0; i < 2**SEL; i++) begin
```

Decoder $n \times 2^n$ (verilog) II

```
wire [SEL-1:0] s;  
for (genvar b = 0; b < SEL; b++) begin  
    if ((i & (2**b)) != 0)  
        assign s[b] = sel[b];  
    else  
        assign s[b] = seln[b];  
end  
andMulti #(SEL) a(m[i], s);  
end  
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 2: decoder_tb.v

```
'timescale 1ns/1ns

module decoder_tb;
    parameter SEL = 5;

    logic [SEL-1:0] sel;
    wire [2**SEL-1:0] T;
    decoder #(SEL) d(T, sel);

    initial begin
        $dumpfile("decoder.vcd");
        $dumpvars;
```

Decoder $n \times 2^n$ (testbench) II

```
repeat (100) begin
    sel = $urandom_range(0,2**SEL-1);
    #40ns;
    $display("%d %x", sel, T);
end
$finish();
end

endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux


Demux

De-multimux

Decoder 4×16 waveform

Components

© C.M.



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux


Demux

De-multimux

Realizing the Decoder with Enable

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench

Decoder with Enable



For each $i < 2^n$ the following holds:

$$m[i] = \begin{cases} 0 & i \neq s \text{ or } E = 0, \\ 1 & i = s \text{ and } E = 1, \end{cases}$$

where $s = \sum_{j=0}^{n-1} s[j] \times 2^j$.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Decoder 3×8 with Enable (circuit)

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



Listing 3: decoderE.v

```
'timescale 1ns/1ns

module decoderE #(parameter SEL=1) (
    output [2**SEL-1:0] m,
    input [SEL-1:0] sel,
    input E
);
    wire [2**SEL-1:0] t;

    decoder #(SEL) de(t, sel);

    for (genvar i = 0; i < 2**SEL; i++)
        andGate a(m[i], t[i], E);
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Decoder with Enable $n \times 2^n$ (module) II

```
endmodule
```

Components

© C.M.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 4: decoderE_tb.v

```
'timescale 1ns/1ns

module decoderE_tb;
    parameter SEL = 4;

    logic E;
    logic [SEL-1:0] sel;
    wire [2**SEL-1:0] T;
    decoderE #(SEL) d(T, sel, E);

    initial begin
        $dumpfile("decoderE.vcd");
        $dumpvars;
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Decoder with Enable $n \times 2^n$ (testbench) II

```
E = 0;
repeat (100) begin
    if ($urandom_range(0,1)==0)
        E = E + 1;
    sel = $urandom_range(0,2**SEL-1);
    #40ns;
    $display("%d %d %x", E, sel, T);
end
$finish();
end
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux


Demux

De-multimux

Decoder with Enable 4×16 waveform

Components

© C.M.



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

1. Implement a boolean function with decoder help
2. Implement a decoder with smaller decoders

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux


Multi-mux

Demux

De-multimux

Realizing the Encoder

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench



For $i < 2^n$,

$$s = i \text{ if } \forall j < 2^n \ m[j] = \begin{cases} 1 & i = j, \\ 0 & i \neq j, \end{cases}$$

where $s = \sum_{j=0}^{n-1} s[j] \times 2^j$.

s is undefined if $m = 0$ or more than one bit of m is one

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Encoder 4×2 circuit

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



Encoder 8×3 circuit

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Listing 5: encoder.v

```
'timescale 1ns/1ns

module encoder #(parameter SEL=1) (
    output [SEL-1:0] sel,
    input  [2**SEL-1:0] m
);
    for (genvar b = 0; b < SEL; b++) begin
        wire [2**SEL-1:0] consider;
        for (genvar i = 0; i < 2**SEL; i++) begin
            if ((i & (2**b)) != 0)
                assign consider[i] = m[i];
            else
                assign consider[i] = 0;
        end
    end
endmodule
```

Encoder (verilog) II

```
        end
        orMulti #(2**SEL) o(sel[b],
                               consider);

    end
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 6: encoder_tb.v

```
'timescale 1ns/1ns

module encoder_tb;
    parameter SEL = 4;

    logic [2**SEL-1:0] in;
    wire [SEL-1:0] sel;

    encoder #(SEL) e(sel, in);

    initial begin
        $dumpfile("encoder.vcd");
        $dumpvars;
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Encoder (testbench) II

```
in = 1;
repeat (2**SEL) begin
    #50ns;
    $display("%x %d", in, sel);
    in = in * 2;
end
$finish();
end

endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

(Carmi) Lecture 11 reached here

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Realizing the Priority Encoder

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench

Priority Encoder

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



$$V = \begin{cases} 1 & \exists i < 2^n \ m[i] = 1, \\ 0 & \text{otherwise} \end{cases}$$

and


$$s = \begin{cases} \max\{i \mid m[i] = 1\} & \text{if } V = 1, \\ \text{undefined} & \text{if } V = 0. \end{cases}$$

Pri. encoder 8×3 (circuit)

Components

© C.M.

The Fun Way (i.e., using an encoder)



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 7: encoderV.v

```
'timescale 1ns/1ns

module encoderV #(parameter SEL=1) (
    output [SEL-1:0] sel,
    output v,
    input [2**SEL-1:0] d
);
    orMulti #(2**SEL) om(v, d);

    wire [2**SEL-1:0] dn;
    for (genvar i = 0; i < 2**SEL; i++)
        notGate n(dn[i], d[i]);
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Priority Encoder (module) II

```
// Leave only leftmost asserted bit
wire [2**SEL-1:0] m;
for (genvar i = 0; i < 2**SEL; i++) begin
    wire [2**SEL-1:0] e;

    for (genvar j = 0; j < i; j++)
        assign e[j] = 1;

    assign e[i] = d[i];
    for (genvar j = i + 1; j < 2**SEL; j++)
        assign e[j] = dn[j];

    andMulti #(2**SEL) a(m[i], e);
end
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Priority Encoder (module) III

```
    encoder #(SEL) ee(sel, m);  
  
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 8: encoderV_tb.v

```
'timescale 1ns/1ns

module encoderV_tb;
    parameter SEL = 4;

    logic [2**SEL-1:0] in;
    wire [SEL-1:0] sel;
    wire v;

    encoderV #(SEL) e(sel, v, in);

    initial begin
        $dumpfile("encoderV.vcd");
    end
endmodule
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Priority Encoder (testbench) II

```
$dumpvars;

repeat (2**SEL) begin
    in = $urandom_range(0, 2**SEL) - 1;
    #200ns;
    $display("%x %d %d", in, v, sel);
end
$finish();
end

endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

(Carmi) Lecture 12 reached here

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux


Demux

De-multimux

Realizing the Multiplexer

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench

Multiplexer $2^n \rightarrow 1$



$$d = x_s, \text{ where } s = \sum_{i=0}^{n-1} s_i \times 2^i.$$

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux


De-multimux

Multiplexer 2 $\rightarrow$ 1/4 $\rightarrow$ 1 (circuit)


Components

© C.M.

Mux 2 $\rightarrow$ 1



Mux 4 $\rightarrow$ 1



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Multiplexer 8 $\rightarrow$ 1 (circuit)

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



Multiplexer $2^n \rightarrow 1$ (verilog) I

Listing 9: mux.v

```
'timescale 1ns/1ns

module mux #(parameter SEL=1) (
    output out,
    input [2**SEL-1:0] in,
    input [SEL-1:0] s
);
    wire [2**SEL-1:0] T;
    decoder #(SEL) dec(T, s);

    wire [2**SEL-1:0] inMasked;

    for (genvar i = 0; i<2**SEL; i++)
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Multiplexer $2^n \rightarrow 1$ (verilog) II

Components

© C.M.

```
    andGate a(inMasked[i], in[i], T[i]);

    orMulti #(2**SEL) o(out,inMasked);
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 10: mux_tb.v

```
'timescale 1ns/1ns

module mux_tb;
    parameter SEL = 3;

    logic [SEL-1:0] sel;
    logic [2**SEL-1:0] x;

    wire T;

    mux #(SEL) m(T, x, sel);

    initial begin
```

```
$dumpfile("mux.vcd");
$dumpvars;

sel = $urandom_range(0,2**SEL-1);

repeat (100) begin
    x = $urandom_range(0,2**SEL-1);
    if ($urandom_range(0,3) == 0)
        sel = $urandom_range(0,2**SEL-1);
    #40ns;
    $display("%d %X %d", sel, x, T);
end
$finish();
end
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Mux (testbench) III

Components

© C.M.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux


Demux

De-multimux

$f(x, y, z) = \Sigma(1, 2, 6, 7)$ with a $8 \rightarrow 1$ Mux

Components

© C.M.



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux


Multi-mux

Demux

De-multimux

The connection order of x, y, z is **important**

$$f(x, y, z) = \Sigma(1, 2, 6, 7) \text{ with a } 4 \rightarrow 1 \text{ Mux}$$



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

$$x = 0, y = 0$$

z	f
0	0
1	1

$$x = 1, y = 0$$

z	f
0	1
1	0

$$x = 1, y = 0$$

z	f
0	0
1	0

$$x = 1, y = 1$$

z	f
0	1
1	1

$$f(x, y, z) = \Sigma(1, 2, 6, 7) \text{ with a } 2 \rightarrow 1 \text{ Mux}$$

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



$x = 0$			$x = 1$		
y	z	f	y	z	f
0	0	0	0	0	0
0	1	1	0	1	0
1	0	1	1	0	1
1	1	0	1	1	1

1. Introducing the three state buffer gate
2. Implementing mux with the three state buffer

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux


Realizing the Multi-Multiplexer

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench

Multi Multiplexer $m \times 2^n \rightarrow 1$

Components

© C.M.



$$d = x_s, \text{ where } s = \sum_{j=0}^{n-1} s_j \times 2^j.$$

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Multi Multiplexer $4 \times 8 \rightarrow 1$

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



Multi Multiplexer $m \times 2^n \rightarrow 1$ (module) I

Listing 11: muxMulti.v

```
'timescale 1ns/1ns

module muxMulti #(parameter SEL=1,
                    WIDTH=1) (
    output [WIDTH-1:0] out,
    input [WIDTH-1:0] in [2**SEL-1:0],
    input [SEL-1:0] sel
);
    for (genvar i = 0; i<WIDTH; i++) begin
        wire [2**SEL-1:0] t;

        for (genvar j = 0; j < 2**SEL; j++)
            assign t[j] = in[j][i:i];
    end
endmodule
```

Multi Multiplexer $m \times 2^n \rightarrow 1$ (module) II

Components

© C.M.

```
    mux #(SEL) m(out[i], t, sel);  
end  
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

- Two dimensions wires have view issues
- Hence the funny looking \$dumpvars in the testbench

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Multi Multiplexer $m \times 2^n \rightarrow 1$ (testbench) I

Listing 12: muxMulti_tb.v

```
'timescale 1ns/1ns

module muxMulti_tb;
    parameter SEL = 3;
    parameter WIDTH = 4;

    logic [SEL-1:0] sel;
    logic [WIDTH-1:0] t [2**SEL-1:0];
    wire [WIDTH-1:0] x;

    muxMulti #(SEL,WIDTH) m(x, t, sel);

    initial begin
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Multi Multiplexer $m \times 2^n \rightarrow 1$ (testbench) II

Components

© C.M.

```
$dumpfile("muxMulti.vcd");
$dumpvars;
for (integer i = 0; i < 2**SEL; i++)
    $dumpvars(0, t[i]);

sel = $urandom_range(0, 2**SEL-1);
repeat (100) begin
    if ($urandom_range(0,3) == 0)
        sel = $urandom_range(0,2**SEL-1);
    for (integer i = 0; i < 2**SEL; i++)
        t[i] = $urandom_range(0, 2**WIDTH-1);
    #100ns;
end
$finish();
end
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Multi Multiplexer $m \times 2^n \rightarrow 1$ (testbench) III

```
endmodule
```

Components

© C.M.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

(Carmi) Lecture 13 reached here

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux


Demux

De-multimux

Realizing the De-multiplexer

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench

Demultiplexer 1 $\rightarrow 2^n$ (block diagram)



$$d_i = \begin{cases} x & i = s, \\ 0 & \text{otherwise,} \end{cases}$$

where $s = \sum_{j=0}^{n-1} s_j \times 2^j$.

Popular variation

$$d_i = \begin{cases} x & i = s, \\ Z & \text{otherwise.} \end{cases}$$

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux


De-multimux

Demultiplexer 1 $\rightarrow$ 2/1 $\rightarrow$ 4 (circuit)


Components

© C.M.

Demux 1 $\rightarrow$ 2



Demux 1 $\rightarrow$ 4



Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Demultiplexer 1 $\rightarrow$ 8 (circuit)

Components

© C.M.

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Listing 13: demux.v

```
'timescale 1ns/1ns

module demux #(parameter SEL=1) (
    output [2**SEL-1:0] out,
    input  in,
    input  [SEL-1:0] sel
);
    wire [2**SEL-1:0] T;
    decoder #(SEL) d(T,sel);

    for (genvar i = 0; i < 2**SEL; i++)
        andGate a(out[i:i], in, T[i]);
```

Demultiplexer $1 \rightarrow 2^n$ (module) II

```
endmodule
```

Components

© C.M.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Demultiplexer $1 \rightarrow 2^n$ (testbench) I

Listing 14: demux_tb.v

```
'timescale 1ns/1ns

module demux_tb;
    parameter SEL = 3;

    logic [SEL-1:0] sel;
    logic in;
    wire [2**SEL-1:0] out;

    demux #(SEL) m(out, in, sel);

    initial begin
        $dumpfile("demux.vcd");
```

[Decoder](#)[Decoder Enable](#)[Encoder](#)[Priority Encoder](#)[Mux](#)[Multi-mux](#)[Demux](#)[De-multimux](#)

Demultiplexer 1 $\rightarrow 2^n$ (testbench) II

```
$dumpvars;

sel = $urandom_range(0,2**SEL-1);

in = 1;
repeat (100) begin
    if ($urandom_range(0,3) == 0)
        sel = $urandom_range(0,2**SEL-1);
    #300ns;
end
$finish();
end
endmodule
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux


Realizing the De-multi-multiplexer

1. Block diagram
2. Logic circuit
3. Verilog module
4. Verilog testbench

De-multimultiplexer $m \times 1 \rightarrow 2^n$

Components

© C.M.



For each $i < 2^n$,

$$d_i = \begin{cases} x & i = s, \\ 0 & \text{otherwise,} \end{cases}$$

where $s = \sum_{j=0}^{n-1} s_j \times 2^j$.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Demux $3 \times 1 \rightarrow 8$

Decoder

Decoder Enable

Encoder


Priority Encoder

Mux

Multi-mux

Demux

De-multimux



Listing 15: demuxMulti.v

```
'timescale 1ns/1ns

module demuxMulti #(parameter SEL=1,
                      WIDTH=1) (
    output [WIDTH-1:0] out [2**SEL-1:0],
    input  [WIDTH-1:0] in,
    input  [SEL-1:0] sel
);
    for (genvar i = 0; i<WIDTH; i++) begin
        wire [2**SEL-1 : 0] t;

        for (genvar j=0; j<2**SEL; j++) begin
            demux #(SEL) m(t, in[i], sel);
```

De-multimultiplexer $m \times 1 \rightarrow 2^n$ (verilog) II

```
        assign out[j][i:i] = t[j:j];  
    end  
end  
endmodule
```

Components

© C.M.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

Listing 16: demuxMulti_tb.v

```
'timescale 1ns/1ns

module demuxMulti_tb;
    parameter SEL = 3;
    parameter WIDTH = 4;

    reg [SEL-1:0] sel;
    reg [WIDTH-1:0] in;
    wire [WIDTH-1:0] out [2**SEL-1:0];

    demuxMulti #(SEL,WIDTH) m(out, in, sel);

    initial begin
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

De-multimultiplexer $m \times 1 \rightarrow 2^n$ (testbench) II

```
$dumpfile("demuxMulti.vcd");
$dumpvars;
for (integer i=0; i < 2**SEL; i++)
    $dumpvars(0, out[i]);

sel = $urandom_range(0,2**SEL-1);

repeat (100) begin
    in = $urandom_range(0,2**WIDTH-1);
    if ($urandom_range(0,3) == 0)
        sel = $urandom_range(0,2**SEL-1);
    #100ns;
end
$finish();
end
```

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux

De-multimultiplexer $m \times 1 \rightarrow 2^n$ (testbench) III

```
endmodule
```

Components

© C.M.

Decoder

Decoder Enable

Encoder

Priority Encoder

Mux

Multi-mux

Demux

De-multimux