

Register Transfer Level (RTL)


© Carmi Merimovich

February 4, 2025

Discussion: $\sum_{i=0}^n i$


RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ combinational circuit (block)



RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^5 i$ combinational circuit



RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ combinational (verilog) I

Listing 1: sum.v

```
'timescale 1ns/1ns

module sum #(parameter W=5,parameter N=5)
    output [W-1:0] out
);
    wire [W-1:0] s[N+1];

    assign s[0] = 0;
    for (genvar i = 1; i <= N; i++) begin
        wire [W-1:0] t,ss;
        assign t = i;
        assign ss=s[i]; //for GTKwave
        binaryAdder #(W) a(,s[i],s[i-1],
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ combinational (verilog) II

```
        t,1'b0);

    end

    assign out = s[N];
endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ combinational (testbench) I

Listing 2: sum_tb.v

```
'timescale 1ns/1ns

module sum_tb;

    parameter W = 24;
    parameter N = 1000;

    wire [W-1:0] out;

    sum #(W,N) s(out);

    initial begin
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ combinational (testbench) II

```
        $dumpfile("sum.vcd");
        $dumpvars;

        #10000ns;

        $display(out);
        $finish();

    end

endmodule;
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ combinational: So?

- Probably the fastest
- Lots of hardware
- It really is kind of insane
- What do we do if we need several N s?
- Obviously we need a program**

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$
Program

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci


$\sum_{i=0}^n i$ Program

```
sum = 0;  
for (i = 0; i <= n; i++)  
    sum = sum + i;
```

- We need to **build** the program
- Some concept of order should be introduced: States

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ State Diagram Approximation



- We **Split** the design
- Data path: **What** needs to be done
 - Control: **When** what needs to be done should be done

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ What needs to be Done


```
i ← 0
sum ← 0
i ← i + 1
sum ← sum + i
i ≤ n
```

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Method 1: Control Controls the Controls

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Data Path (What **can** be done)



```
i ← 0
```

```
i ← i + 1
```

```
sum ← 0
```

```
sum ← sum + i
```

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Data Path Verilog I

Listing 3: demo/02_sum/sumDP.v

```
‘timescale 1ns/1ns

module sumDP #(parameter W=1) (
    output [W-1:0]out,
    output iLEn,
    input iClear,
    input iInc,
    input sumClear,
    input sumAdd,
    input [W-1:0]n,
    input clk
);
```

RTL
©C.M.
 $\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Data Path Verilog II

```
wire [W-1:0] sumOut;
wire [W-1:0] sumPi;
register #(W) sum(sumOut,sumPi,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                sumAdd,sumClear,
                clk);

assign out = sumOut;

wire [W-1:0] iOut;
register #(W) i(iOut,W'(0),1'b0,
                1'b0,1'b0,
                1'b0,iInc,
                iClear,1'b0,
                clk);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Data Path Verilog III

```
binaryAdder #(W) ba(, ,sumPi,sumOut,
                    iOut,1'b0);

comparator #(W) com(lt,eq,,iOut,n);
orGate o(iLEn,eq,lt);
endmodule
```


RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ State Diagram



This is a **Mealy** machine

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

State Codes (1-hot)

Name	Code
init	001
loop	010
done	100

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

State Table and State Equations

$T_2T_1T_0iLEn$	Next	$T_2T_1T_0$	iClear	iInc	sumClear	sumAdd
0 0 1 X	0 1 0	0 1 0	1	0	1	0
0 1 0 0	1 0 0	1 0 0	0	0	0	0
0 1 0 1	0 1 0	0 1 0	0	1	0	1
1 0 0 X	1 0 0	1 0 0	0	0	0	0

D-FFs so columns D_2,D_1,D_0 are not shown above

$$D_0 = 0$$
$$D_1 = T_0 + T_1iLEn$$
$$D_2 = T_2 + T_1\overline{iLEn}$$


$$iClear = T_0$$
$$sumClear = T_0$$
$$iInc = T_1iT_n$$
$$sumAdd = T_1iT_n$$

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Control (circuit)



RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Control I

Listing 4: 02.sumCTL.v

```
'timescale 1ns/1ns

module sumCTL (
    output iClear,
    output iInc,
    output sumClear,
    output sumAdd,
    input iLEn,
    input reset,
    input clk
);

    wire t0,t1,t2,d0,d1,d2;
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Control II

```
dff0 dff0(t0,,d0,reset,1'b0,clk);
dff1 dff1(t1,,d1,1'b0,reset,clk);
dff2 dff2(t2,,d2,1'b0,reset,clk);

assign d0=0;

wire iLEnn,t1LE,t1LEn;
notGate ciLEnn(iLEnn,iLEn);
andGate ct1LE(t1LE,t1,iLEn);
andGate ct1LEn(t1LEn,t1,iLEnn);

orGate cd1(d1,t0,t1LE);
orGate cd2(d2,t2,t1LEn);

assign iClear = t0;
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Control III

```
assign sumClear = t0;


assign iInc = t1LE;
assign sumAdd = t1LE;
endmodule
```

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Circuit



RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Verilog I

Listing 5: sum.v

```
'timescale 1ns/1ns

module sum #(parameter W=1) (
    output [W-1:0] out,
    input [W-1:0] n,
    input reset,
    input clk
);

    wire sumClear, sumAdd, iClear, iInc;
    wire iLEn;

    sumCTL ctl(iClear, iInc, sumClear, sumAdd,
```

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Verilog II

```
        iLEn, reset, clk);
    sumDP #(W) dp(out, iLEn, iClear, iInc,
        sumClear, sumAdd, n,
        clk);
endmodule
```

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Listing 6: sum_tb.v

```
'timescale 1ns/1ns

module sum_tb;
    parameter W = 24;
    parameter N = 1000;

    clock #(200) cclk(clk);

    logic reset;
    wire [W-1:0] value;
    wire iLTn;

    sum #(W) sum(value,W'(N),reset,clk);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

```
initial begin
    $dumpfile("sum.vcd");
    $dumpvars;

    reset=1;
    #300ns;
    reset=0;

    #1000000ns;

    $display(value);
    $finish();
end
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

```
endmodule;
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Method 2: Control controls the States


RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Data Path (What can be done)



33 / 105

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Data path I

```
Listing 7: demo/03_sum/sumDP.v

`timescale 1ns/1ns

module sumDP #(parameter W=1) (
    output [W-1:0] out,
    output iLEn,
    input  t2,
    input  t1,
    input  t0,
    input [W-1:0] n,
    input  clk
);

    wire [W-1:0] sumOut;
```

34 / 105

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Data path II

```
wire [W-1:0] sumPi;
register #(W) sum(sumOut, sumPi, 1'b0,
    1'b0, 1'b0,
    1'b0, 1'b0,
    tmp, t0,
    clk);

assign out = sumOut;

wire [W-1:0] iOut;
register #(W) i(iOut, W'(0), 1'b0,
    1'b0, 1'b0,
    1'b0, tmp,
    t0, 1'b0,
    clk);
```

35 / 105

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Data path III

```
binaryAdder #(W) ba(, sumPi, sumOut,
    iOut, 1'b0);

comparator #(W) com(lt, eq, iOut, n);
orGate o(iLEn, eq, lt);

wire tmp;
andGate incAdd(tmp, t1, iLEn);
assign iInc = tmp;
assign sumAdd = tmp;
endmodule
```

36 / 105

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ State Diagram




This is a **Moore** machine

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Control (circuit)



RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Control I

Listing 8: demo/03_sum/ctl.v

```
'timescale 1ns/1ns

module sumCTL (
    output t2,
    output t1,
    output t0,
    input iLEn,
    input reset,
    input clk
);

    wire d0,d1,d2;
    dffi dff0(t0,,d0,reset,1'b0,clk);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Control II

```
dffi dff1(t1,,d1,1'b0,reset,clk);
dffi dff2(t2,,d2,1'b0,reset,clk);

assign d0=0;

wire iLEnn,t1LE,t1LEn;
notGate ciLEnn(iLEnn,iLEn);
andGate ct1LE(t1LE,t1,iLEn);
andGate ct1LEn(t1LEn,t1,iLEnn);


orGate cd1(d1,t0,t1LE);
orGate cd2(d2,t2,t1LEn);
endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Circuit



RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl
InvokeSum

Fibonacci

$\sum_{i=0}^n i$ Verilog I

Listing 9: sum.v

```
'timescale 1ns/1ns

module sum #(parameter W=1) (
    output [W-1:0]out,
    input [W-1:0]n,
    input reset,
    input clk
);

    wire iLEn;
    wire t2,t1,t0;

    sumCTL    ctl(t2,t1,t0,iLEn,reset,clk);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl
InvokeSum

Fibonacci

$\sum_{i=0}^n i$ Verilog II

```
sumDP #(W) dp(out,iLEn,t2,t1,t0,n,clk);
endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl
InvokeSum

Fibonacci

$\sum_{i=0}^n i$ Testbench I

Listing 10: sum_tb.v

```
'timescale 1ns/1ns

module sum_tb;
    parameter W = 24;
    parameter N = 1000;

    clock #(200) cclk(clk);

    logic reset;
    wire [W-1:0]value;
    wire iLTn;

    sum #(W) sum(value,W'(N),reset,clk);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl
InvokeSum

Fibonacci

```
initial begin
    $dumpfile("sum.vcd");
    $dumpvars;

    reset=1;
    #300ns;
    reset=0;

    #1000000ns;

    $display(value);
    $finish();
end
endmodule;
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

A Higher Level Notation

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Register Transfer Level

- Up until now we used Verilog at the Gate Level
 - There are higher levels of description, e.g., RTL
 - Verilog can be used also for RTL
 - However, it is too abstract for the course needs
 - So we will use an easy variation
- Several examples will do

RTL

©C.M.


$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Example 1

rtl

P: A ← 0



Verilog

```
register #(N) A(,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                1'b0,P,);
```

49 / 105

RTL

©C.M.


$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 2

rtl

Q: A ← A + 1



Verilog

```
register #(N) A(,1'b0,
                1'b0,1'b0,
                1'b0,Q,
                1'b0,1'b0,);
```

50 / 105

RTL

©C.M.


$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 3

rtl

R: A ← A - 1



Verilog

```
register #(N) A({N{1'b0}},1'b0,
                1'b0,1'b0,
                R,1'b0,
                1'b0,1'b0,);
```

51 / 105

RTL

©C.M.


$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 4

rtl

S: A ← A << 1



Verilog

```
register #(N) A(N'(0),1'b0,
                1'b0,S,
                1'b0,1'b0,
                1'b0,1'b0,);
```

52 / 105

RTL


©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 5

```
rtl
T: A ← A >> 1
```




```
Verilog
register #(N) A(, {N{1'b0}}, 1'b0,
                T, 1'b0,
                1'b0, 1'b0,
                1'b0, 1'b0, );
```

53 / 105

RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 6

```
rtl
P: A ← 0
Q: A ← A + 1
R: A ← A - 1
S: A ← A << 1
T: A ← A >> 1
```




```
Verilog
register #(N) A(, N'(0), 1'b0,
                T, S,
                R, Q,
                1'b0, P, );
```

54 / 105

RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 7

```
rtl
P: A ← 5
```




```
Verilog
register #(N) A(, N'(5), 1'b0,
                1'b0, 1'b0,
                1'b0, 1'b0,
                P, 1'b0, );
```

55 / 105

RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 8 rtl, drawing

```
rtl
P: A ← 5
Q: A ← 7
```



RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 8 verilog


```
Verilog

assign options[0] = N'(d7);
assign options[1] = N'(d5);
muxMulti #(1,N) m(d,options,P);
orGate o(PoQ,P,Q);
register #(N) A(d,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                PoQ,1'b0,);
```

RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 9 rtl, drawing

rtl
R: A ← B



RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 9 verilog

```
Verilog

register #(N) A(d,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                R,1'b0,);


register #(N) B(d,,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,);
```

RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 10 rtl, drawing

rtl
R: A ← B, B ← A

rtl
R: A ← B
R: B ← A



RTL
©C.M.
 $\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i \text{ rtl}$
InvokeSum
Fibonacci

Example 10 verilog

```
Verilog

register #(N) A(e,d,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                R,1'b0,);
register #(N) B(d,e,1'b0,
                1'b0,1'b0,
                1'b0,1'b0,
                R,1'b0,);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ RTL

When	What
reset :	$T_0 \leftarrow 1, T_1 \leftarrow 0, T_2 \leftarrow 0$
$T_0 :$	$sum \leftarrow 0, seq \leftarrow 1$
$T_0 :$	$i \leftarrow 0$
$T_1(i \leq n) :$	$i ++, sum \leftarrow sum + i, seq \leftarrow 1$
$T_1(i > n) :$	$seq \leftarrow 2$
$T_2 :$	$seq \leftarrow 2$

When	What
$T_2 :$	$seq \leftarrow 2$
$T_1(i \leq n) :$	$i ++, sum \leftarrow sum + i, seq \leftarrow 1$
$T_0 :$	$sum \leftarrow 0, seq \leftarrow 1$
$T_1(i > n) :$	$seq \leftarrow 2$
$T_0 :$	$i \leftarrow 0$
reset :	$T_0 \leftarrow 1, T_1 \leftarrow 0, T_2 \leftarrow 0$

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

So?

- We need to count cycles?
- How else the initiator knows when the sum is correct?
- A protocol is called for

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

(Carmi) Lecture 22 reached here

$\sum_{i=0}^n i$ RTL


```
reset :      seq ← 0
T0 :        sum ← 0, i ← 0, done ← 0
T0g0 :      seq ← 0
T0go :      seq ← 1
T1(i ≤ n) :  i ++, sum ← sum + i, seq ← 1
T1(i > n) :  done ← 1, seq ← 2
T2go :      seq ← 2
T2g0 :      done ← 0, seq ← 0
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ State Diagram



- This is a **Moore** machine
- Method 1 data path is used
 - Another method is used for the control: Sequence

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Control I

```
Listing 11: demo/04_sum/sumCTL.v

`timescale 1ns/1ns

module sumCTL (
    output done,
    output iClear,
    output iInc,
    output sumClear,
    output sumAdd,
    input iLen,
    input go,
    input reset,
    input clk
);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Control II

```
wire [1:0] seqReg, seqIn;
wire seqUp, seqLoad, seqReset;
register #(2) seq(seqReg, seqIn, 1'b0,
                1'b0, 1'b0,
                1'b0, seqUp,
                seqLoad, seqReset,
                clk);

assign seqLoad=0;
or3Gate cseqReset(seqReset, reset, t0gon, t2gon);
orGate cseqUp(seqUp, t0go, t1GT);

wire [3:0] t;
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

```
decoder #(2) timing(t,seqReg);

wire gon;
notGate cgon(gon,go);

wire t0go,t0gon;
andGate ct0go(t0go,t[0],go);
andGate ct0gon(t0gon,t[0],gon);

wire t2go,t2gon;
andGate ct2go(t2go,t[2],go);
andGate ct2gon(t2gon,t[2],gon);

wire iGTn,t1LE,t1GT;
notGate ciLEnn(iGTn,iLEn);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

```
andGate ct1LE(t1LE,t[1],iLEn);
andGate ct1LEn(t1GT,t[1],iGTn);

assign iClear = t[0];
assign sumClear = t[0];
orGate cdone(done,t1GT,t2go);

assign iInc = t1LE;
assign sumAdd = t1LE;
endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Listing 12: sum.v

```
‘timescale 1ns/1ns

module sum #(parameter W=1) (
    output done,
    output [W-1:0]out,
    input [W-1:0]n,
    input go,
    input reset,
    input clk
);

wire sumClear,sumAdd,iClear,iInc;
wire iLEn;
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

```
sumCTL    ctl(done,iClear,iInc,sumClear,sumAdd,
              iLEn,go,reset,clk);
sumDP #(W) dp(out,iLEn,iClear,iInc,
              sumClear,sumAdd,n,
              clk);

endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

$\sum_{i=0}^n i$ Testbench I

Listing 13: sum_tb.v

```
'timescale 1ns/1ns

module sum_tb;
    parameter W = 24;
    parameter N = 1000;

    clock #(200) cclk(clk);

    logic reset,go;
    wire [W-1:0] value;

    sum #(W) sum(done,value,W'(N),go,reset,clk);
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl

InvokeSum

Fibonacci

$\sum_{i=0}^n i$ Testbench II

```
initial begin
    $dumpfile("sum.vcd");
    $dumpvars;

    reset=1;
    #150ns;
    reset=0;
    go=1;

    #1000000ns;

    $display(value);
    $finish();
end
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl

InvokeSum

Fibonacci

$\sum_{i=0}^n i$ Testbench III

```
always @(posedge clk) begin
    if (done == 1)
        go = 0;
end

endmodule;
```

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl

InvokeSum

Fibonacci

Invoking sum

RTL

©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i$ rtl

InvokeSum

Fibonacci

Invoking sum rtl

reset : seq ← 0

T₀ : sumMux ← 0

T₁ : sumGo ← 1

T₂sumDone : seq ← 2

T₃ : sumGo ← 0, sumMux ← 1

T₄ : sumGo ← 1

T₅sumDone : seq ← 5

T₆ : sumGo ← 0, sumMux ← 2

T₇ : sumGo ← 1

T₈sumDone : seq ← 8

T₉ : sumGo ← 0, seq ← 9


- Default behavior of seq: seq ++
- Output hold until explicit change

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Invoke State Diagram (not really needed)




RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

Invokesum Outputs (not really needed)



RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

invokeSum Data Path I

Listing 14: invokeSumDP.v

```
'timescale 1ns/1ns

module invokeSumDP #(parameter W=1) (
    output sumDone,
    input  [1:0] sumMux,
    input  sumGo,
    input  reset,
    input  clk
);

    wire [W-1:0] options[4];
    assign options[0] = 10;
    assign options[1] = 20;
```

RTL
©C.M.

$\sum_{i=0}^n i$ comb.
 $\sum_{i=0}^n i$ program
Method 1
Method 2

RTL examples
 $\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci

invokeSum Data Path II

```
assign options[2] = 30;
assign options[3] = 40;

wire [W-1:0]n;
muxMulti #(2,W) mux(n,options,sumMux);

wire [W-1:0] sumAnswer;
sum #(W) sum(sumDone,sumAnswer,n,sumGo,
             reset,clk);

endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Invoke Control I

Listing 15: demo/05_invokeSum/invokeSumCTL.v

```
‘timescale 1ns/1ns

module invokeSumCTL #(parameter W=1) (
    output [1:0]sumMux,
    output sumGo,
    input sumDone,
    input reset,
    input clk
);

    wire [3:0]seqReg;
    wire seqUp;
    register #(4) seq(seqReg,,,
                      1'b0,1'b0,

```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Invoke Control II

```
1'b0,seqUp,
1'b0,reset,clk);

wire sumNDone;
notGate csumNDone(sumNDone,sumDone);
wire t2sumNDone,t5sumNDone,t8sumNDone;
andGate ct2sumNDone(t2sumNDone, t[2],
                    sumNDone);
andGate ct5sumNDone(t5sumNDone, t[5],
                    sumNDone);
andGate ct8sumNDone(t8sumNDone, t[8],
                    sumNDone);
nor4Gate cseqNUp(seqUp,t2sumNDone,
                 t5sumNDone,t8sumNDone,t[9]);
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Invoke Control III

```
wire [15:0]t;
decoder #(4) timing(t,seqReg);

wire sumGo;
nor4Gate csumGo(sumGo,t[0],t[3],t[6],
                t[9]);

wire sumMuxUp;
register #(2) csumMux(sumMux,,,
                     1'b0,1'b0,
                     1'b0,sumMuxUp,
                     1'b0,t[0],clk);
orGate csumMuxUp(sumMuxUp,t[3],t[6]);
endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Invoke Control IV

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Invoke verilog I

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Listing 16: invokeSum.v

```
'timescale 1ns/1ns

module invokeSum #(parameter W=1) (
    input  reset,
    input  clk
);
    wire [1:0] sumMux;

    invokeSumCTL #(W) invokeSumCTL(
        sumMux,
        sumGo,
        sumDone,
        reset,
```

Invoke verilog II

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

```
        clk);

    invokeSumDP #(W) invokeSumDP(
        sumDone,
        sumMux,
        sumGo,
        reset,
        clk);

endmodule
```

Invoke Testbench I

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Listing 17: invokeSum_tb.v

```
'timescale 1ns/1ns

module invokeSum_tb;
    parameter W = 24;

    logic reset;
    wire clk;

    clock #(400) cclk(clk);

    invokeSum #(W) invokeSum(reset,clk);

    initial begin
```

Invoke Testbench II

```
$dumpfile("invokeSum.vcd");
$dumpvars;

reset=1;
#250ns;
reset=0;

#1000000ns;

$finish();
end

endmodule;
```

RTL

©C.M.

$$\sum_{i=0}^n i \text{ comb.}$$
$$\sum_{i=0}^n i \text{ program}$$

Method 1

Method 2

RTL examples

$$\sum_{i=0}^n i \text{ rtl}$$

InvokeSum

Fibonacci

Fibbonaci Sequence

RTL

©C.M.

$$\sum_{i=0}^n i \text{ comb.}$$
$$\sum_{i=0}^n i \text{ program}$$

Method 1

Method 2

RTL examples

$$\sum_{i=0}^n i \text{ rtl}$$

InvokeSum

Fibonacci

Fibonacci rtl

reset : seq ← 0

T_0 : done ← 0, $b \leftarrow 0$, $c \leftarrow 1$, $i \leftarrow 0$

$T_1\overline{go}$: seq ← 1

T_1go : seq ← 2

$T_2(i < n)$: $i++$, $b \leftarrow c$, $c \leftarrow b + c$, seq ← 2

$T_2(i \geq n)$: done ← 1, seq ← 3

T_3go : seq ← 3

$T_3\overline{go}$: $b \leftarrow 0$, $c \leftarrow 1$, $i \leftarrow 0$, done ← 0, seq ← 1

- done - wire
- b, c, i : Registers

RTL

©C.M.

$$\sum_{i=0}^n i \text{ comb.}$$
$$\sum_{i=0}^n i \text{ program}$$

Method 1

Method 2

RTL examples

$$\sum_{i=0}^n i \text{ rtl}$$

InvokeSum

Fibonacci

Fibonacci Data Path I

Listing 18: demo/06_fibo/fiboDP.v

```
'timescale 1ns/1ns

module fiboDP #(parameter W=1) (
    output [W-1:0]out,
    output iLTn,
    input [W-1:0]n,
    input iUp,
    input iReset,
    input cMux,
    input cLoad,
    input bLoad,
    input bReset,
    input clk
```

RTL

©C.M.

$$\sum_{i=0}^n i \text{ comb.}$$
$$\sum_{i=0}^n i \text{ program}$$

Method 1

Method 2

RTL examples

$$\sum_{i=0}^n i \text{ rtl}$$

InvokeSum

Fibonacci

Fibonacci Data Path II

```
);
wire [W-1:0] bReg;
register #(W) b(bReg,regC,1'b0,
               1'b0,1'b0,
               1'b0,1'b0,
               bLoad,bReset,
               clk);

wire [W-1:0] optC [2], inC;
assign optC[0] = W'(1);
assign optC[1] = sumBC;
muxMulti #(1,W) muxC(inC,optC,cMux);

wire [W-1:0] regC;
register #(W) c(regC,inC,1'b0,
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Fibonacci Data Path III

```
1'b0,1'b0,
1'b0,1'b0,
cLoad,1'b0,
clk);

wire [W-1:0] iReg;
register #(W) i(iReg,W'(0),1'b0,
               1'b0,1'b0,
               1'b0,iUp,
               1'b0,iReset,
               clk);

wire [W-1:0] sumBC;
binaryAdder #(W) ba(, ,sumBC,bReg,
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Fibonacci Data Path IV

```
regC,1'b0);

comparator #(W) com(iLTn,,,iReg,n);

assign out=bReg;

endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Fibonacci Control I

```
Listing 19: demo/06_fibo/fiboCTL.v

'timescale 1ns/1ns

module fiboCTL (
    output iUp,
    output iReset,
    output cMux,
    output cLoad,
    output bLoad,
    output bReset,
    output done,
    input iLTn,
    input go,
    input reset,
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$

InvokeSum

Fibonacci

Fibonacci Control II

```
input  clk
);

wire [1:0]seqReg, seqIn;
wire seqUp, seqLoad;
register #(2) seq(seqReg,2'(1),1'b0,
                1'b0,1'b0,
                1'b0,seqUp,
                seqLoad,reset,
                clk);

comparator #(2) cmp(,eq,,seqReg,2'(3));
andGate cseqLoad(seqLoad,eq,t3gon);

or3Gate cseqUp(seqUp,t[0],t1go,t2LTn);
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci Control III

```
wire [3:0]t;
decoder #(2) timing(t,seqReg);

andGate cdone(done,t[2],iLTnn);

orGate cbRreset(bReset,t[0],t3gon);
andGate cbLoad(bLoad,t[2],iLTn);

or3Gate ccLoad(cLoad,t[0],t2LT,t3gon);
assign cMux = t2LT;

orGate ciReset(iReset,t[0],t3gon);

andGate ciUp(iUp,t[2],iLTn);
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci Control IV

```
wire gon;
notGate cgon(gon,go);

wire t1gon,t3gon;
andGate ct1gon(t1gon,t[1],gon);

wire t1go;
andGate c1go(t1go,t[1],go);

wire iLTnn,t1LT,t1LTn;
notGate ciLTnn(iLTnn,iLTn);
andGate ct1LT(t2LT,t[2],iLTn);
andGate ct1LTn(t2LTn,t[2],iLTnn);
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci Control V

```
wire t3go;
andGate ct3go(t3go,t[3],go);
andGate ct3gon(t3gon,t[3],gon);

endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci verilog I

Listing 20: demo/06_fibo/fibo.v

```
'timescale 1ns/1ns

module fibo #(parameter W=1) (
    output [W-1:0]out,
    output done,
    input [W-1:0]n,
    input go,
    input reset,
    input clk
);

    wire iLTn;
    wire t2,t1,t0;
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci verilog II

```
fiboCTL    ctl(iUp,iReset ,cMux ,cLoad ,bUp ,bReset ,
              done ,iLTn ,go ,reset ,clk);
fiboDP  #(W)  dp(out ,iLTn ,n,
                iUp ,iReset ,cMux ,cLoad ,bUp ,bReset ,
                clk);

endmodule
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci Testbench I

Listing 21: demo/06_fibo/fibo_tb.v

```
'timescale 1ns/1ns

module fibo_tb;
    parameter W = 24;
    parameter N = 10;

    clock #(200) cclk(clk);

    logic reset,go;
    wire [W-1:0]value;
    wire iLTn;

    wire done;
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci Testbench II

```
fibo #(W)  fibo(value,done,W'(N),go,reset ,clk);

initial begin
    $dumpfile("fibo.vcd");
    $dumpvars;

    reset=1;
    go = 0;
    #150ns;
    reset=0;
    go = 1;

    #1000000ns;
```

RTL

©C.M.

$\sum_{i=0}^n i \text{ comb.}$
 $\sum_{i=0}^n i \text{ program}$
Method 1
Method 2

RTL examples

$\sum_{i=0}^n i \text{ rtl}$
InvokeSum

Fibonacci

Fibonacci Testbench III

```
        $finish();
    end

    always @(posedge clk) begin
        if (done == 1)
            go = 0;
        end
    end

endmodule;
```

RTL
©C.M.
$\sum_{i=0}^n i$ comb.
$\sum_{i=0}^n i$ program
Method 1
Method 2
RTL examples
$\sum_{i=0}^n i$ rtl
InvokeSum
Fibonacci