

The Carmion

© Carmi Merimovich

February 3, 2025


The Carmion-1

A subset of RISC-V64 was planned, but this will do, I guess

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Classical Computer System



- This is how computer systems **used** to look
- **We** can still think they look like this

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Processor loop

The **processor** is a **program** in an infinite loop

1. Instruction fetch
2. Instruction decode
3. Instruction execute

The processor consumes **machine instructions**

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Carmion's Main Characteristics

- Von Neumann architecture
- Word size is 32 bits
- Main memory size is 1024 words
- The memory is word addressable
- Two registers are available for programming

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Carmion's registers

Internal Registers		
Name	Full name	Width
seq	Sequencer	6
pc	Program Counter	10
ir	Instruction Register	32
ar	Address Register	10
dr	Data Register	32
haltReg	Halt Register	1
ilglReg	Illegal Instruction Register	1

Programmer Accessible		
Name	Full name	Width
r0		32
r1		32


carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Memory (RAM/ROM)

- Memory access nowadays is not exactly trivial
- We will use a simplified memory model
 - ▶ Memory responds fast
 - ▶ Only word access




- Recall: Von Neumann architecture
- Machine instructions are in memory
 - The processor needs to bring the instructions in

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Carmion's Instructions Format



carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Carmion's Machine Instructions

halt	00000000000000000001	xx	xxxxxxxxxxxx
lw rn,addr	00000000000000000010	xn	addr
sw rn,addr	00000000000000000011	xn	addr
add rn,rm	00000000000000000100	mn	xxxxxxxxxxxx
bgeu rn,rm	00000000000000000101	mn	distance


Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

The Processor RTL

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

State Machine Conventions

- Each state has a unique number
- The active state number is in the register seq
- No explicit mention of seq on an edge means seq ++
- For simplification the value of seq goes into a decoder
- (A peculiar 1-hot method, I guess)



Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Processor initialization

reset : seq ← 0, r0 ← 0, r1 ← 0
T₀ : pc ← 512,
T₀ : haltReg ← 0, ilglReg ← 0
T₀ : ir ← 0

The reset on r[0] and r[1] is a kludge for the alu flags

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Instruction Fetch

$T_1 : ar \leftarrow pc, pc \leftarrow pc + 1$
 $T_2 : dr \leftarrow m[ar]$
 $T_3 : ir \leftarrow dr$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n i$ program

Instruction Decode

$T_4 (op \neq 0) (op < 6) : op = ir[31 : 12]$
 $T_5 : seq \leftarrow op << 3$
 $T_6 : haltReg \leftarrow haltReg + 1$
 $T_7 : ilglReg \leftarrow ilglReg + 1$
 $seq \leftarrow 7$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n i$ program

halt (**halt**)

Processor stops

$T_8 : haltReg \leftarrow haltReg + 1$
 $T_9 : seq \leftarrow 9$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n i$ program

lw rn,addr (**Load word**)

$r[n] \leftarrow [addr]$

$T_{16} : ar \leftarrow ir[9 : 0]$
 $T_{17} : dr \leftarrow m[ar]$
 $T_{18} : r[ir[10]] \leftarrow dr, seq \leftarrow 0$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n i$ program

sw rn,addr (store word)

[addr] ← r[n]

$$T_{24} : \text{ dr } \leftarrow r[\text{ir}[10]], \text{ ar } \leftarrow \text{ir}[9 : 0]$$
$$T_{25} : \text{ m[ar] } \leftarrow \text{ dr, seq } \leftarrow 0$$

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

$r[n]$

$\sum_{i=0}^n$

i program

add rn,rm (add)

$$r[n] \leftarrow r[n] + r[m]$$

$$T_{32} : \text{ r[ir[10]] } \leftarrow r[\text{ir}[10]] + r[\text{ir}[11]], \text{ seq } \leftarrow 0$$

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

$r[n]$

$\sum_{i=0}^n$

i program

bgeu rn,rm,off (branch greater equal) unsigned

If $r[n] \geq_u r[m]$ then pc ← pc + ir[9 : 0]

$$T_{40}(r[\text{ir}[10]] \geq_u r[\text{ir}[11]]) : \text{ pc } \leftarrow \text{ pc } + \text{ir}[9 : 0]$$
$$T_{40} : \text{ seq } \leftarrow 0$$

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

$r[n]$

$\sum_{i=0}^n$

i program

'Building' the Hardware

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

$r[n]$

$\sum_{i=0}^n$

i program

The seq register

seq to the left of $\leftarrow$ (RTL)

reset :

$T_4(0 \neq \text{op} < 6) :$

$T_6 :$

$T_9 :$

$T_{18} :$

$T_{25} :$

$T_{32} :$

$T_{40} :$

$\text{seq} \leftarrow 0$

$\text{seq} \leftarrow \text{op} << 3$

$\text{seq} \leftarrow 6$

$\text{seq} \leftarrow 9$


$\text{seq} \leftarrow 0$

$\text{seq} \leftarrow 0$

$\text{seq} \leftarrow 0$

$\text{seq} \leftarrow 0$

seq to the left of $\leftarrow$ (data path)



seq to the left of $\leftarrow$ (formulae)


seqClear = reset

$t = T_{18} + T_{25} + T_{32} + T_{40}$

$\text{seqLoad} = T_4(\text{op} < 6)(\text{ir}[31] + \dots + \text{ir}[12]) + T_6 + T_9 + t$

$\text{seqLoadSel}_1 = T_6 + T_9$

$\text{seqLoadSel}_0 = T_4 + T_9$

seq to the left of $\leftarrow$ (control)

25 / 91

carmion
©C.M.

Carmion-1

rtl

seq

pc

haltR

ilglReg

ar

dr

Memory

ir

$r[n]$

ALU

$r[n]$

$\sum_{i=0}^n i$ program

The pc register

carmion
©C.M.

Carmion-1

- rtl
- seq
- pc**
- haltR
- ilglReg
- ar
- dr
- Memory
- ir
- $r[n]$
- ALU
- $r[n]$
- $\sum_{i=0}^n$ i program

26 / 91


pc to the left of $\leftarrow$ (RTL)

reset :	pc $\leftarrow$ 512
T_1 :	pc $\leftarrow$ pc + 1
$T_{40}(r[\text{ir}[10]] \geq_u r[\text{ir}[11]])$:	pc $\leftarrow$ pc + ir[9 : 0]

27 / 91

carmion
©C.M.

Carmon-1
 rtl
 seq
 pc
 haltR
 ilglReg
 ar
 dr
 Memory
 ir
 r[n]
 ALU
 r[n]
 $\sum_{i=0}^n$ i program

pc to the left of $\leftarrow$ (data path)

28 / 91

carmion
©C.M.

Carmion-1

- rtl
- seq
- pc**
- haltR
- ilglReg
- ar
- dr
- Memory
- ir
- r[n]
- ALU
- r[n]
- $\sum_{i=0}^n$ i program

pc to the left of ← (formulae)

$$\text{pcLoad} = \text{reset} + T_{40}(r[\text{ir}[10]] \geq_u \text{ir}[11])$$
$$\text{pcLoadSel} = T_{40}$$
$$\text{pcUp} = T_1$$

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]


ALU

r[n]

$\sum_{i=0}^n$

i program

pc to the left of ← (control)



carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

r[n]

$\sum_{i=0}^n$

i program

haltReg to the left of ← (RTL)

The haltReg register

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

r[n]

$\sum_{i=0}^n$

i program

haltReg to the left of ← (RTL)

$$T_0 : \text{haltReg} \leftarrow 0$$
$$T_5 : \text{haltReg} \leftarrow \text{haltReg} + 1$$
$$T_8 : \text{haltReg} \leftarrow \text{haltReg} + 1$$

carmion

©C.M.

Carmion-1

rtl

seq

pc

haltR

hglReg

ar

dr

Memory

ir

r[n]

ALU

r[n]

$\sum_{i=0}^n$

i program


haltReg to the left of ← (formulae)

$$\text{haltRegClear} = T_0$$
$$\text{haltRegUp} = T_5 + T_8$$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

haltReg to the left of ← (control)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

The ilglReg register

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ilglReg to the left of ← (RTL)

$$T_0 : \text{ilglReg} \leftarrow 0$$
$$T_5 : \text{ilglReg} \leftarrow \text{ilglReg} + 1$$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


ilglReg to the left of ← (formulae)

$$\text{ilglRegClear} = T_0$$
$$\text{ilglRegUp} = T_5$$

car
mion
©C.M.

Car
mion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ilglReg to the left of ← (control)



car
mion
©C.M.

Car
mion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

The ar register

car
mion
©C.M.

Car
mion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


ar to the left of ← (RTL)

$$T_1 : \text{ ar} \leftarrow \text{pc}$$
$$T_{16} : \text{ ar} \leftarrow \text{ir}[9 : 0]$$
$$T_{24} : \text{ ar} \leftarrow \text{ir}[9 : 0]$$

car
mion
©C.M.

Car
mion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ar to the left of ← (data path)




Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ar to the left of ← (formulae)

$$\text{arLoad} = T_1 + T_{16} + T_{24}$$
$$\text{arLoadSel} = T_0$$

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ar to the left of ← (circuit)



Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

The dr register

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
lr
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


dr to the left of ← (RTL)

$$\begin{aligned} T_2 : & \text{ dr} \leftarrow m[\text{ar}] \\ T_{17} : & \text{ dr} \leftarrow m[\text{ar}] \\ T_{24} : & \text{ dr} \leftarrow r[\text{ir}[10]] \end{aligned}$$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

dr to the left of ← (data)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


dr to the left of ← (formulae)

$$\begin{aligned} \text{drLoad} &= T_2 + T_{17} + T_{24} \\ \text{drLoadSel}_1 &= T_{24} \\ \text{drLoadSel}_0 &= \text{ir}[10] \end{aligned}$$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

dr to the left of ← (control)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Memory Access

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Memory Access (RTL)


$$\begin{aligned} T_2 : & \text{ dr} \leftarrow m[\text{ar}] \\ T_{17} : & \text{ dr} \leftarrow m[\text{ar}] \\ T_{25} : & m[\text{ar}] \leftarrow \text{dr} \end{aligned}$$

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Memory Access (data path)



carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Memory access (formulae)


$$\begin{aligned} \text{memRead} &= T_2 + T_{17} \\ \text{memWrite} &= T_{25} \end{aligned}$$

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Memory Access (control)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
iHlRReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

The ir register

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
iHlRReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


ir to the left of $\leftarrow$ (RTL)

$T_3 : \text{ir} \leftarrow \text{dr}$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
iHlRReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ir to the left of $\leftarrow$ (control)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
iHlRReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


ir to the left of ← (formulae)

irClear = reset
irLoad = T₃

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hlglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

ir to the left of ← (control)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hlglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

r[n] to the left of ←

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hlglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


r[n] to the left of ← (RTL)

reset : r[0] ← 0, r[1] ← 0
T₁₈ : r[ir[10]] ← dr
T₃₂ : r[ir[10]] ← r[ir[10]] + r[ir[11]]

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hlglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


ALU (data path)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

$r[n]$ to the left of $\leftarrow$ (data path)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


$r[n]$ to the left of $\leftarrow$ (formulae)

$$\begin{aligned} r0Reset &= reset \\ r0Load &= T_{18}\overline{ir[10]} + T_{32}\overline{ir[10]} \\ r1Reset &= reset \\ r1Load &= T_{18}ir[10] + T_{32}ir[10] \\ aluSel_0 &= ir[10] \\ aluSel_1 &= ir[11] \\ aluOp &= T_{24} \end{aligned}$$

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program


ALU (control)



carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

$r[n]$ to the left of $\leftarrow$ (control)



65 / 91

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath I

```
Listing 1: demo/01_carmion1/dp.v

`timescale 1ns/1ns

module dp(
    output aluEq, aluGeu, aluGtu, aluLeu, aluLtu,
    output [9:0] arOut,
    output [31:0] drOut,
    output [31:0] irOut,
    input aluOp,
    input arLoad, arLoadSel,
    input [31:0] drInOpt,
    input drLoad,
    input [1:0] drLoadSel,
    input irClear, irLoad,
```

66 / 91

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath II

```
input pcLoad, pcLoadSel, pcUp,
input r0Load,
input r1Load,
input reset,
input clk

);
//
// pc
//
wire [9:0] pcOut, pcIn;
register #(10) pc(
    pcOut, pcIn, ,
    1'b0, 1'b0,
    1'b0,
    pcUp, pcLoad, 1'b0,
```

67 / 91

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath III

```
clk

);

wire [9:0] pcOptions[2];
wire [9:0] pcAdd;
assign pcOptions[0] = 10'(512);
assign pcOptions[1] = pcAdd;
binaryAdder #(10) c_pcadd(, pcAdd, pcOut, irOut[9:0],
muxMulti #(1,10) cpcIn(pcIn, pcOptions, pcLoadSel,
```

68 / 91

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath IV

carmion
©C.M.

```
        arOut,arIn,,
        1'b0, 1'b0,
        1'b0, 1'b0,
        arLoad, 1'b0,
        clk
    );
    wire [9:0] arOptions[2];
    assign arOptions[0] = irOut[9:0];
    assign arOptions[1] = pcOut;
    muxMulti #(1,10) c_arIn(arIn, arOptions, arLoad,
    //
    // dr
    //
```

Carmion-1
rtl
seq
pc
haltR
HglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath V

carmion
©C.M.

```
    wire [31:0] drIn;
    wire drLoad;
    register #(32) dr(
        drOut,drIn,,
        1'b0, 1'b0,
        1'b0, 1'b0,
        drLoad, 1'b0,
        clk
    );
    wire [31:0] drOptions[4];
    assign drOptions[0] = drInOpt;
    assign drOptions[1] = drInOpt;
    assign drOptions[2] = r0Out;
    assign drOptions[3] = r1Out;
    muxMulti #(2,32) c_drIn(drIn, drOptions, drLoad,
    //
    // r0
    // r1
    //
```

Carmion-1
rtl
seq
pc
haltR
HglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath VI

carmion
©C.M.

```
    //
    // ir
    //
    register #(32) ir(
        irOut,drOut,,
        1'b0, 1'b0,
        1'b0, 1'b0,
        irLoad, irClear,
        clk
    );
    //
    // alu
    //
```

Carmion-1
rtl
seq
pc
haltR
HglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath VII

carmion
©C.M.

```
    //
    wire [31:0] r1Out,r0Out;
    register #(32) r0(
        r0Out,aluOut,,
        1'b0, 1'b0,
        1'b0, 1'b0,
        r0Load, reset,
        clk
    );
    register #(32) r1(
        r1Out,aluOut,,
        1'b0, 1'b0,
        1'b0, 1'b0,
        r1Load, reset,
        clk
    );
    //
    // r0
    // r1
    //
```

Carmion-1
rtl
seq
pc
haltR
HglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath VIII

```
        clk
    );

    wire [31:0] aluOut;
    wire aluSel0, aluSel1;
    wire aluLtu, aluEq, aluGtu, aluLeu, aluGeu;
    alu alu(aluEq, aluGeu, aluGtu, aluLeu, aluLtu,
            aluOut,
            r0Out, r1Out, drOut,
            irOut[10], irOut[11], aluOp);

endmodule
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
 $r[n]$
 $\sum_{i=0}^n$ i program

carmion1 alu (datapath) I

Listing 2: demo/01_carmion1/alu.v

```
‘timescale 1ns/1ns

//
// op:
// 2 - dr
//
module alu(
    output eq, geu, gtu, leu, ltu,
    output [31:0] out,
    input [31:0] in0, in1, in2,
    input sel0, sel1,
    input op
);
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
 $r[n]$
ALU
 $r[n]$
 $\sum_{i=0}^n$ i program

carmion1 alu (datapath) II

```
    wire [31:0] opt0[2], opt1[2];
    wire [31:0] arg0, arg1;
    assign opt0[0] = in0;
    assign opt0[1] = in1;
    assign opt1[0] = in0;
    assign opt1[1] = in1;
    muxMulti #(1,32) c_arg0(arg0, opt0, sel0);
    muxMulti #(1,32) c_arg1(arg1, opt1, sel1);

    wire [31:0] sum;
    binaryAdder #(32) ba(, sum, arg0, arg1, 1'b0);

    wire [31:0] options[2];
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
 $r[n]$
ALU
 $r[n]$
 $\sum_{i=0}^n$ i program

carmion1 alu (datapath) III

```
    assign options[0] = sum;
    assign options[1] = in2;

    muxMulti #(1,32) c_out(out, options, op);

    comparator #(32) cond(ltu, eq, gtu, arg0, arg1);

    orGate c_aluLequ(leu, ltu, eq);
    orGate c_aluGequ(geu, gtu, eq);

endmodule
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
hglReg
ar
dr
Memory
ir
ALU
 $r[n]$
 $\sum_{i=0}^n$ i program

carmion1 datapath I

```
Listing 3: demo/01_carmion1/ctl.v

`timescale 1ns/1ns

parameter opCodeHalt = 1;
parameter opCodeLw   = 2;
parameter opCodeSw   = 3;
parameter opCodeAdd  = 4;
parameter opCodeBgeu = 5;

parameter T_SHIFT = 3;
parameter T_OP    = (2**T_SHIFT);

parameter T_FETCH = 1;
parameter T_SWITCH = 4;
```

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath II

```
parameter T_ilgl = 5;
parameter T_ilglDone = T_ilgl + 1;

parameter T_halt = opCodeHalt * T_OP;
parameter T_haltDone = T_halt + 1;

parameter T_lw      = opCodeLw * T_OP;
parameter T_lwDone  = T_lw + 2;

parameter T_sw      = opCodeSw * T_OP;
parameter T_swDone  = T_sw + 1;

parameter T_add      = opCodeAdd * T_OP;
```

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath III

```
parameter T_addDone = T_add;

parameter T_bgeu      = opCodeBgeu * T_OP;
parameter T_bgeuDone = T_bgeu;

module ctl(
    output aluOp,
    output arLoad, arLoadSel,
    output drLoad,
    output [1:0]drLoadSel,
    output flagHalt, flagIlgl,
    output irClear, irLoad,
    output memRead, memWrite,
    output pcLoad, pcLoadSel, pcUp,
    output r0Load,
```

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath IV

```
output r1Load,
input  aluEq, aluGeu, aluGtu, aluLeu, aluLtu,
input  [31:0]ir,
input  reset,
input  clk

);

//
// seq
//
wire [(T_SHIFT+3)-1:0]seqOut,seqIn;
wire seqClear,seqLoad,seqUp;
register #(T_SHIFT+3) seq(
    seqOut,seqIn,,
    1'b0, 1'b0,
    1'b0,
```

carmion

©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath V

carmion
©C.M.

```
seqUp, seqLoad, seqClear,
clk
);

wire [2** (T_SHIFT+3)-1:0] t;
decoder #(T_SHIFT+3) timing(t, seqOut);

wire [1:0] seqLoadSel;
wire [T_SHIFT+3-1:0] seqOptions[4];
assign seqOptions[0] = T_FETCH;
assign seqOptions[1] = {ir[14:12], {(T_SHIFT)'(0)}};
assign seqOptions[2] = T_ilglDone;
assign seqOptions[3] = T_haltDone;
orGate c_seqLoadSel1(seqLoadSel[1], t[T_ilglDone]);
orGate c_seqLoadSel0(seqLoadSel[0], t[T_SWITCH]);
```

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath VI

carmion
©C.M.

```
muxMulti #(2, T_SHIFT+3) cseqIn(seqIn, seqOptions[0]);

wire opLegal;
comparator #(20) c_opLegal(opLegal, ir[31:12], opLegal);
andGate c_seqSwitch(seqSwitch, t[T_SWITCH], opLegal);

wire [5:0] allDone;
assign allDone[0] = seqSwitch;
assign allDone[1] = t[T_haltDone];
assign allDone[2] = t[T_lwDone];
assign allDone[3] = t[T_swDone];
assign allDone[4] = t[T_addDone];
assign allDone[5] = t[T_bgeuDone];

orMulti #(6) c_seqLoad(seqLoad, allDone);
```

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath VII

carmion
©C.M.

```
orGate cseqClear(seqClear, reset, reset);
norGate cseqUp(seqUp, seqLoad, seqClear);

//
// pc
//
andGate c_condGeu(condGeu, t[T_bgeu], aluGeu);
orGate c_pcLoad(pcLoad, t[0], condGeu);
assign pcLoadSel = t[T_bgeu];
assign pcUp = t[1];
```

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath VIII

carmion
©C.M.

```
//
// haltReg
//
wire haltOut, haltUp;
register #(1) chaltReg(
    haltOut,
    1'b0, 1'b0,
    1'b0, haltUp,
    1'b0, t[0],
    clk
);
orGate chaltUp(haltUp, t[T_ilgl], t[T_halt]);
assign flagHalt = haltOut;

//
```

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath IX

```
// ilg1Reg
//
wire ilg1Out,ilg1Up;
register #(1) cilg1Reg(
    ilg1Out,,,
    1'b0, 1'b0,
    1'b0,
    ilg1Up, 1'b0, t[0],
    clk
);
assign ilg1Up = t[T_ilg1];
assign flagIlgl = ilg1Out;

//
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath X

```
// ar
//
or3Gate carLoad(arLoad,t[1],t[T_lw],t[T_sw]);
assign arLoadSel = t[1];

//
// dr
//
or3Gate cdrLoad(drLoad,t[2],t[T_lw+1],t[T_sw]);
assign drLoadSel={{t[T_sw]},{ir[10]}};

//
// Memory
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath XI

```
//
orGate cmemRead(memRead,t[2],t[T_lw+1]);
assign memWrite=t[T_sw+1];

//
// ir
//
assign irLoad=t[3];
assign irClear=reset;

//
// r[n]
//
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

carmion1 datapath XII

```
assign aluOp = t[T_lw+2];

notGate ir10n(ir10n,ir[10]);
andGate cr0loadLw (r0LoadLw ,t[T_lw+2],ir10n);
andGate cr0loadAdd(r0LoadAdd,t[T_add],ir10n);
orGate c_r0Load(r0Load,r0LoadLw,r0LoadAdd);

andGate cr1loadLw (r1LoadLw, t[T_lw+2],ir[10]);
andGate cr1loadAdd(r1LoadAdd,t[T_add],ir[10]);
orGate c_r1Load(r1Load,r1LoadLw,r1LoadAdd);
endmodule
```

carmion
©C.M.

Carmion-1
rtl
seq
pc
haltR
ilglReg
ar
dr
Memory
ir
r[n]
ALU
r[n]
 $\sum_{i=0}^n$ i program

Finally, Software

$\sum_{i=0}^n i$ Software

			.code
512	0100000000000000	loop:	lw r0,sum
513	0100100000000001		lw r1,i
514	1001000000000000		add r0,r1
515	0110000000000000		sw r0,sum
516	0100000000000011		lw r0,one
517	1000100000000000		add r1,r0
518	0110100000000001		sw r1,i
519	0100000000000010		lw r0,n
520	101101111110111		bgeu r0,r1,loop
521	0010000000000000		halt
			.data
0	0000000000000000	sum:	.word 0
1	0000000000000000	i:	.word 0
2	000000000001010	n:	.word 10
3	0000000000000001	one:	.word 1
			.end

Assembler Symbol Table

Label	Address
i	1
n	2
loop	512
one	3
sum	0